


ZAW Whiskey Lake series Platform Block Diagram (DIS/UMA)

01




BOM option

IV@ : UMA
 EV@ : DIS
 TPC@ : Type-C function
 TPC_N@ : No Type-C function
 TSI@ : Touch screen I2C
 TPM@ : Trusted Platform Module
 PBA@ : Finger Print on touch pad
 KBL@ : Keyboard back light
 GS@ : G-Sensor function
 GS_N@ : No G-Sensor function
 SSD@ : Solid State Disk
 ODD@ : Optical Disc Drive
 EMC@ : eMMC function
 RAM@ : On Board Memory
 SP@ : Power & VGA
 HDD_R@ : Hard Disc Redriver
 HDD_N@ : NO Hard Disc Redriver
 CNV@ : Intel WIFI
 CNV_N@ : NO Intel WIFI
 HDMI_R@ : HDMI Redriver
 HDMI_N@ : No HDMI Redriver
 Debug@ : for Debug Card
 255@ : Codec 255
 256@ : Codec 256

FOR15~17@ : Panel 15 or 17 inch
 FOR14@ : Panel 14 inch


Power solution








PCB 8L STACK UP

LAYER 1 : TOP
 LAYER 2 : SGND
 LAYER 3 : IN1
 LAYER 4 : SVCC
 LAYER 5 : IN2
 LAYER 6 : IN3
 LAYER 7 : SGND
 LAYER 8 : BOT







HDMI




U1A








U1D






Reserve EDP_HPD opposites circuit!




checklist REV 2.0 : PD 20K



PCH Pull-high/low(CLG)





For DS3 Sequence




PLTRST#(CLG)

Check Rise/Fall time less than 100ns

Ra close to CPU side
H_VCCST_PWRGD trace 0.3" - 1.5"

SYSPWOK




Quanta Computer Inc.

PROJECT : ZAW


Size	Document Number	Rev
	KBL-U 3/15(PowerManger)	1A

Date: Wednesday, February 27, 2019	Sheet 4 of 48
------------------------------------	---------------



+VCCGT 40,42
+VCC_CORE 5,40,41
+1.2VUS 3,6,17,18,39,46

Under CPU



+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

+VCCGT +VCCORE

U1M

A5

A6

A7

A8

A9

A10

A11

A12

A13

A14

A15

A16

A17

A18

A19

A20

A21

A22

A23

A24

A25

A26

A27

A28

A29

A30

A31

A32

A33

A34

A35

A36

A37

A38

A39

A40

A41

A42

A43

A44

A45

A46

A47

A48

A49

A50

A51

A52

A53

A54

A55

A56

A57

A58

A59

A60

A61

A62

A63

A64

A65

A66

A67

A68

A69

A70

A71

A72

A73

A74

A75

A76

A77

A78

A79

A80

A81

A82

A83

A84

A85

A86

A87

A88

A89

A90

A91

A92

A93

A94

A95

A96

A97

A98

A99

A100

A101

A102

A103

A104

A105

A106

A107

A108

A109

A110

A111

A112

A113

A114

A115

A116

A117

A118

A119

A120

A121

A122

A123

A124

A125

A126

A127

A128

A129

A130

A131

A132

A133

A134

A135

A136

A137

A138

A139

A140

A141

A142

A143

A144

A145

A146

A147

A148

A149

A150

A151

A152

A153

A154

A155

A156

A157

A158

A159

A160

A161

A162

A163

A164

A165

A166

A167

A168

A169

A170

A171

A172

A173

A174

A175

A176

A177

A178

A179

A180

A181

A182

A183

A184

A185

A186

A187

A188

A189

A190

A191

A192

A193

A194

A195

A196

A197

A198

A199

A200

A201

A202

A203

A204

A205

A206

A207

A208

A209

A210

A211

A212

A213

A214

A215

A216

A217

A218

A219

A220

A221

A222

A223

A224

A225

A226

A227

A228

A229

A230

A231

A232

A233

A234

A235

A236

A237

A238

A239

A240

A241

A242

A243

A244

A245

A246

A247

A248

A249

A250

A251

A252

A253

A254

A255

A256

A257

A258

A259

A260

A261

A262

A263

A264

A265

A266

A267

A268

A269

A270

A271

A272

A273

A274

A275

A276

A277

A278

A279

A280

A281

A282

A283

A284

A285

A286

A287

A288

A289

A290

A291

A292

A293

A294

A295

A296

A297

A298

A299

A300

A301

A302

A303

A304

A305

A306

A307




A308

A309

A310

A311


A312



Quanta Computer Inc.

PROJECT : ZAW

Size	Document Number	Rev
	KBL-U 7/15 (GND)	1A
Date:	Wednesday, February 27, 2019	Sheet 8 of 48



Processor Strapping The CFG signals have a default value of '1' if not terminated on the board.

	1	0	Circuit
CFG3 (Physical Debug Enable) DFX Privacy	Disable:	Enable: Set DFX Enable in DFX interface MSR	CFG3 R86 *1K 5% 2
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP	CFG4 R87 1K 5% 2



Quanta Computer Inc.

PROJECT : ZAW

Size Document Number


KBL-U 8/15 (RSV)

Rev

1A


Date: Wednesday, February 27, 2019

Sheet 9 of 48



Functional Strap Definitions

DESIGN NOTE:
WEAK PULL UP RESISTOR PRESENT ON THIS NET




TOP SWAP OVERRIDE
HIGH - TOP SWAP ENABLE
LOW - DISABLED
HIGH - LPC SELECTED FOR SYSTEM FLASH
WEAK INTERNAL PD

No Boot:
The signal has a weak internal pull-down.
0 = Enable security measures defined in the Flash Descriptor.
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY. This function is useful when running ITP/XDP.



No Boot:
The signal has a weak internal pull-down.
0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality).
1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS.

No Boot:
The signal has a weak internal pull-down.
0 = Disable No Reboot mode.
1 = Enable No Reboot mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.



No Boot:
The signal has a weak internal pull-down.
This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Chipset Configuration Registers: Offset 3410h:Bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap.
Bit 10 Boot BIOS Destination
0 SPI
1 LPC

No Boot:
The signal has a weak internal pull-down.
0 = LPC is selected for EC.
1 = eSPI is selected for EC.




Quanta Computer Inc.

PROJECT : ZAW

Size	Document Number	Rev
	KBL-U 10/15(HDA)	1A

Date: Wednesday, February 27, 2019 Sheet 11 of 48







RTC Power trace width 20mils.




The 24 MHz (50 Ohm ESR) XTAL used for Skylake-U needs to be replaced by 38.4 MHz (30 Ohm ESR) XTAL for Cannonlake-U.






HDA Bus(CLG)




RAM ID




ID3	ID2	ID1	ID0	Vendor	Vendor PN	Quanta PN
0	0	0	0	Hynix 8Gb	H5AN8GGNCJR-KVC	AKDSQSGTW13
0	0	0	1	Micron 8Gb	MT40A512M16LY-075:E	AKD5L2STL24
0	0	1	0	Micron 8Gb	MT40A512M16TB-062E-J	AKD5QSGTL23
1	1	1	1	With out on board memory		

Board ID 2




	Low	High
BOARD_ID0	Non eMMC	eMMC
BOARD_ID1	HDMI_N_@	HDMI_R_@
BOARD_ID2	Non G-sensor(GS_N_@)	G-sensor(GS_@)
BOARD_ID3	Non TPM(TPM_N_@)	TPM(TPM_@)
BOARD_ID4	Non Touch panel	Touch panel (Control by Cable)
BOARD_ID5	Non Type-C(TPC_N_@)	Type-C(TPC_@)
BOARD_ID6	Single MIC(Cable control)	Dual MIC (DMIC_@)
BOARD_ID7	Reserved (Default)	Reserve


<i>DGPU_PW_CTRL#</i>	high	UMA Only
	low	GPU power is control by PCH GPIO (Discrete, SG or Optimize)




	DGPU_FW_CTLB	VGA H/W Signal	Setup Menu	
UMA Only	1	UMA	Hidden	UMA boot
SG/Optimise	0	GPU	Hidden	GPU boot














Vendor	P/N	Vendor	P/N
MIC 16G	AKDS5G0TL00	MT40A01G16BA-083E:A	
Elpida			
SAMSUNG			




DDR4 mapping	SOP	DDP
E9	VSS	UZQ
M9	VSS	BG1
T7	NC	VSS




	Memory 8G	Memory 16G
R278	0Q CS000002JB38	240Q CS12402FB03
R279	0Q CS000002JB38	240Q CS12402FB03
R280	0Q CS000002JB38	240Q CS12402FB03
R281	0Q CS000002JB38	240Q CS12402FB03
R282	UNINSTAL	INSTAL
R283	UNINSTAL	INSTAL
R284	UNINSTAL	INSTAL
R285	UNINSTAL	INSTAL
R290	INSTAL	UNINSTAL
R291	INSTAL	UNINSTAL
R292	INSTAL	UNINSTAL
R293	INSTAL	UNINSTAL




Place these Caps near Channel B
1uF/10uF 4pcs on each side of connector










PEX IOVDD + PEX IOVDDQ = 1.042A




PEX_PLL_HVDD +
PEX_SVDD 3V3 = 143mA





PEX PLLVDD = 130mA




net PCIE CLKREQ VGA# and PU:10K both remove in CPU side




NVDD = 32.22 ~ 26.66 A



Power up sequence




Power down sequence




Quanta Computer Inc.

PROJECT : ZAW



Size	Document Number N17S-G1-A1(PCIE I/F)/NVDD	Rev 1A
Date:	Wednesday, February 27, 2019	Sheet 19 of 48














DIGITAL

ANALOG

HCB1608KF-121T30

1.5V R445 255/80 5% 4

L28

1

2

AVDD2

C845 10u/6.3V 4

ADOGND

Place next to pin 40

Analog

Digital

+5V0_L15

PS1760801-0001-4

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306

307

308

309

310

311

312

313

314

315

316

317

318

319

320

321

322

323

324

325

326

327

328

329

330

331

332

333

334

335

336

337

338

339

340

341

342

343

344

345

346

347

348

349

350

351

352

353

354

355

356

357

358

359

360

361

362

363

364

365

366

367

368

369

370

371

372

373

374

375

376

377

378

379

380

381

382

383

384

385

386

387

388

389

390

391

392

393

394

395

396

397

398

399

400

401

402

403

404

405

406

407

408

409

410

411

412


413

414

415

416

417

[illegible]

40mil for each signal

R SPK+ R480 Short D603 R SPK- 1
R SPK- R481 Short D603 R SPK- 2
L SPK+ R482 Short D603 L SPK+ 3
L SPK- R483 Short D603 L SPK- 4

C601 C602 C603 C604
1000p/50V_4 1000p/50V_4 1000p/50V_4 1000p/50V_4

3/24 Stuff for BMT

40mil : 40mil for each signal

U0 CN36 S1325-00401-001

W W

SLEEVE/RING2 trace > 40mils
HP/LINE trace > 10mils
L/R spacing > 10mils

R420& R422 change to 62 ohm -> 3/11

Diagram illustrating a PCB layout for a differential signal path, showing components and their values:



- Top Layer Components:
 - MIC2-VREF0: 2.2K 5% 2
 - R468: 2.2K 5% 2
 - R471: 2.2K 5% 2
 - SLEEVE
 - RING2
 - HP-L2
 - HP-R2
- Bottom Layer Components:
 - LINE1-L: C589 | 4.7uF 5V 6
 - LINE1-VREF0-L: R476 | 4.7K 5% 2
 - LINE1-VREF0-R: R477 | 4.7K 5% 2
 - LINE1-R: C594 | 4.7uF 5V 6
 - ADOGND
- Internal Components:
 - R472: R2 1% 4 (two instances)
 - R474: *10K 5% 4
 - R475: *10K 5% 4
 - C590: 100p/50V_4
 - C591: 100p/50V_4
 - C592: 100p/50V_4
 - C593: 100p/50V_4
- Output Signals:
 - SLEEVE 35
 - RING2 35
 - HP-L3 35
 - HP-R3 35
 - HP_ID# 35
 - HP_ID# 35

* Place Cc,Cd,Ce,Cf for RTL8107ESH-CG/RTL8111HSH-CG
close to each VDD10 pin-- 3, 22, 8, 30




* Place Cg,Ch for RTL8107ESH-CG/RTL8111HSH-CG
close to each VDD10 pin-- 22(reserved)




+3V_S5





TYPE C and MUX PI2EQX632EXUBE



USB2.0




TYPE C USB3.0 ESD



CHG	CHG_HI	CC Capability Broadcast	Current Limit	Load Detect Threshold
0	0	STD	1.67 A	NA
0	1	STD	1.67 A	NA
1	0	1.5 A	1.67 A	NA
1	1	3.0 A	3.34 A	1.77 A


check power ???

KEYBOARD (KBC)




MY5	C707	220p/25V 2
MY6	C708	220p/25V 2
MY3	C708	220p/25V 2
MY7	C709	220p/25V 2
MY8	C711	220p/25V 2
MY9	C713	220p/25V 2
MY10	C714	220p/25V 2
MY11	C715	220p/25V 2
MY1	C716	220p/25V 2
MY2	C717	220p/25V 2
MY4	C718	220p/25V 2
MY0	C719	220p/25V 2
MX4	C720	220p/25V 2
MX6	C721	220p/25V 2
MX3	C722	220p/25V 2
MX2	C723	220p/25V 2
MX7	C724	220p/25V 2
MX0	C725	220p/25V 2
MX5	C726	220p/25V 2
MX1	C727	220p/25V 2
MY12	C728	220p/25V 2
MY13	C729	220p/25V 2
MY14	C730	220p/25V 2
MY15	C731	220p/25V 2
MY16	C732	220p/25V 2
MY17	C733	220p/25V 2

Touch Pad




FAN check pin define




31


KB_BL LED (KBL@)




TPM NPCT750



G-sensor (GS@)




PBA (PBA@)



24,29,35,37,39,40,41,42,44,45,46 +5V_S5
25,26,27,30,37,43
2,4,10,11,12,13,14,15,17,20,22,25,26,27,28,30,31,33,34,35,37,38,39,40,43,44,45,46 +3V
2,4,10,12,13,14,15,28,29,30,33,37,39,43 +3V_S5
9,15,38 +1.05V_DEEP_SUS

33



ODD@132F18-100000-A2-R
CN15

EC_ODD_EJ# 34

ODD@10K 5% 4

+3V

+5VODD

R638 ODD@Short_0805 +5V

C773 ODD@0.01u/50V 4

C774 ODD@0.01u/50V 4

C775 ODD@0.1u/16V 4

C776 ODD@0.1u/16V 4

C777 ODD@0.1u/16V 4

C778 ODD@100u/6.3V 12

C779 *ODD@15p/50V 4

R640 ODD@33 5% 2

R641 *ODD@10K 5% 4

+3V

C780 ODD@180p/50V 4

ODD_PRST#_C 13

SATA_RXP1A_C C781 ODD@0.01u/50V 4

SATA_RXN1A_C C782 ODD@0.01u/50V 4

SATA_TXP1A_C C783 ODD@0.01u/50V 4


SATA_TXN1A_C C784 ODD@0.01u/50V 4

SATA_RXP1A_ODD 12


SATA_RXN1A_ODD 12

SATA_TXP1A_ODD 12


SATA_TXN1A_ODD 12




EC(KBC)



SM BUS PU(KBC)




HWPG(KBC)




Reset SW (FSW)

Battery Detect Switch




Reserve switch for test
(MP remove)




Reserve switch for test
(MP remove)


USB Board




USB2.0 DB (UB2)



Hall Sensor




DMIC




Quanta Computer Inc.

PROJECT : ZAW

Double Check ADP-IN Connector with ME




PR23	UMA	DIS
41.2K Ohm CS34122FB19	33.2K Ohm CS33322FB13	
78W	95W	



- (1) BQ24780S : 1 μ A/W (default)
(2) RT3602AJ : PSYS = 3.2V

CS34122FB19 RES CHIP 41.2K 1/16W +1% (0402) For 78W
CS33322FB13 RES CHIP 33.2K 1/16W +1% (0402) For 95W SP@41.2K 1%
CS32742FB14 RES CHIP 27.4K 1/16W +1% (0402) For 116W

Double Check BATT Connector with ME



Double Check if BI pin PU Low

TEMP_MBAT# 34

TEMP_MBAT# 34

TEMP_MBAT# 34

TEMP_MBAT# 34

TEMP_MBAT# 34

TEMP_MBAT# 34

TEMP_MBAT# 34

TEMP_MBAT# 34

TEMP_MBAT# 34

TEMP_MBAT# 34

TEMP_MBAT# 34

TEMP_MBAT# 34

TEMP_MBAT# 34

TEMP_MBAT# 34

TEMP_MBAT# 34

TEMP_MBAT# 34

TEMP_MBAT# 34

TEMP_MBAT# 34

TEMP_MBAT# 34

ACDET=16.4V

ACDET=16.4V

ACDET=16.4V

ACDET=16.4V

ACDET=16.4V

ACDET=16.4V

ACDET=16.4V

ACDET=16.4V

ACDET=16.4V

ACDET=16.4V

ACDET=16.4V

ACDET=16.4V

ACDET=16.4V

ACDET=16.4V

ACDET=16.4V

ACDET=16.4V

ACDET=16.4V

ACDET=16.4V

ACDET=16.4V

ACDET=16.4V

ACDET=16.4V

ACDET=16.4V

ACDET=16.4V

ACDET=16.4V

ACDET=16.4V

ACDET=16.4V

ACDET=16.4V

ACDET=16.4V

ACDET=16.4V


ACDET=16.4V


ACDET=16.4V


ACDET=16.4V

ACDET=16.4V


REGN MAX voltage 6.5V
 $V_{ILIM} = 20 * (V_{SRP} - V_{SRN}) = 20 * I_{chg} * R_{sr}$
 $= 0.793V$ for 3.965A current limit
 $I_{LIM} = 0.793V$
 $R_{sr} = 0.01ohm$







+2.5VSUS Power Rail For DDR4




+VCC_CORE	5.741
+VCCGT	7.42
+VCCSA	6.42
+V_SUS	6.38
+VCCD	2.636,38.43
+V_S5	24.29,35.37,39.41,42.44,45.46
+V	2,4,10,11,12,13,14,15,17,20,22,25,26,27,28,30,31,32,33,34,35,37,38,39,43,44,45,46


31A for ICCMAX=1V

6A for ICCMAX=1V

70A for ICCMAX=1V

RT3602AJ
IA IMA=70ADouble Check SVID Setting With HW
(Pull high/Series R)

	KBL U22	KBL U42	WHL U42/CML
Ra	Un-Stuff	Stuff	Stuff
Rb	Stuff	Un-Stuff	Un-Stuff
Rc	Stuff	Un-Stuff	Un-Stuff
Rd	47.5K Ohm CS34752FB14	47.5K Ohm CS34752FB14	63.4K Ohm CS36342FB11




KBL - R (U22/U42)


WHL U42/CML Base

U22 (1+1+1 Phase)	U42 (2+1+1 Phase)	(2+1+1 Phase)
Vcore Icc Max : 32A Icc TDC : 21A OCP : 50A	Vcore Icc Max : 64A Icc TDC : 42A OCP : 100A	Vcore Icc Max : 70A Icc TDC : 48A OCP : 100A
VCCGT Icc Max : 31A Icc TDC : 18A OCP : 50A	VCCGT Icc Max : 31A Icc TDC : 12A OCP : 50A	VCCGT Icc Max : 31A Icc TDC : 18A OCP : 50A
VCCSA Icc Max : 6A OCP : 10A	VCCSA Icc Max : 6A OCP : 10A	VCCSA Icc Max : 6A OCP : 10A

+VIN 25,36,37,38,39,40,42,43,44,45,46
 +VCC_CORE 5,7,40
 +5V_S5 24,29,35,37,39,40,42,44,45,46




Vcore = 2 Phase for KBL-R U42/WHL U42/CML Base, 上件




Quanta Computer Inc.


PROJECT :

Size	Document Number	Rev
	+VCC_CORE	1A
Date:	Wednesday, February 27, 2019	Sheet 41 of 48






- (1) Need fine tune for thermal protect point
- (2) Note placement position
TEMP=80C




1.35V_GFX


33

+VIN 25,36,37,38,39,40,41,42,43,44,46
+1.35V_GFX 20,23
+5V_S5 24,29,35,37,39,40,41,42,44,46
+3V 2,4,10,11,12,13,14,15,17,20,22,25,26,27,28,30,31,32,33,34,35,37,38,39,40,43,44,46







Hole




HOLE2
*h-tic157bc276d150p2




HOLE3
*h-tic157bc276d150p2




HOLE4
*h-tic157bc276d150p2




HOLE5
EV@H-C256I186D102P2





HOLE6
EV@H-C256I186D102P2




HOLE22
*SPAD-RE138X197




HOLE21
*h-c75d75n



HOLE12
*h-c98d98n




HOLE13
*h-s157d157n




HOLE14
*spad-c315np



HOLE15
*spad-c354np









HOLE17
*spad-c354np




HOLE16
*spad-re209x315np




HOLE18
*spad-davidoff-1



HOLE23
*h-c98d98n



HOLE24
*h-s157d157n



Quanta Computer Inc.

PROJECT : ZAW

Size	Document Number	Rev
	Hole	1A
Date:	Wednesday, February 27, 2019	Sheet 47 of 48

